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Abstract
Gallium nitride (GaN) high electron mobility transistor (HEMT) has been in-
troduced as the technology of choice for high power microwave applications
due to its material properties including high saturation electron velocity and
breakdown eld together with excellent thermal conductivity and robustness.
It is also a promising candidate for receiver front-ends in the radio base station
(RBS) where low noise gure and high linearity are key issues for low noise
amplier (LNA) design.
The objective of this work has been to study the key properties of GaN
HEMT LNAs in terms of linearity and noise performance, within frequency band
of 1-3 GHz, for radio base station receiver front-end design. A well-designed GaN
HEMT LNA technology would eventually challenge existing RBS commercial
LNA platforms such as gallium arsenide (GaAs) pseudomorphic high electron
mobility transistor (pHEMT).
In the rst part characterization and design of a highly linear single-stage
common-source GaN HEMT MMIC LNA with operational frequency of 3 GHz
is presented. The main target was to investigate linearity and the trade-o
between key parameters such as output third order intercept point (OIP3), noise
gure (NF) and dc power consumption (Pdc). At 3 GHz the single-stage LNA
showed a measured OIP3 of 39 dBm with Pdc = 2.1 W. The measured minimum
NF was 1.5 dB which was around 1 dB higher than existing commercial GaAs
pHEMTs.
The second part deals with two hybrid LNA solutions, two-stage common-
source cascade LNA with operating frequencies of 1-3 GHz and single-stage
cascode LNA designed for 1.5 GHz. Both hybrid designs were based on available
commercial GaN HEMTs. The objective was to obtain low NF ( 1 dB) and
high OIP3 (40 dBm) with a maximum dc power consumption of 2 W. The
fabricated two-stage common-source LNA produced an OIP3 of 42 dBm with
a NF equal to 0.5 dB. The dc power consumption was measured to be 1.2 W.
With a OIP3/Pdc ratio of 13.2 the LNA may challenge present commercial GaAs
pHEMT LNA solutions for RBS.
The single-stage cascode LNA exhibited minimum NF of 0.6 dB. Compared
to two-stage common-source topology the single-stage cascode LNA introduced
OIP3 = 35 dBm but at 50% less Pdc.
Keywords: radio base station receiver, high electron mobility transistor
(HEMT), gallium nitride (GaN), low noise amplier, cascode, cascade, high
linearity, low noise, robustness.
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Chapter 1
Introduction
Multi-carrier receiver architecture, with wide IF-bandwidth of typically 20 MHz
in combination with new standards imposes stronger requirements on the lin-
earity of the front-end part of the receiver chain. The receiver will be more
vulnerable to in/out-band spurious and interferers which aects receivers selec-
tivity. At the same time the sensitivity of the receiver is another key parameter
in determining the coverage of a wireless network. The noise performance of
the rst amplier stage has a great inuence on the receiver noise gure and
thus its sensitivity performance. Another key design goal for the receiver front-
end is robustness. As an example, in UMTS1-TDD2 standard, the transmission
and reception of data take place through a single antenna, utilizing a common
carrier frequency. The input of the low noise amplier (LNA) must be able to
sustain high instantaneous power levels in case of antenna failure.
Commercial LNA based on GaAs pHEMT technology are today used for
receiver front-end. However, to meet the challenge of high linearity, low noise,
and robustness there appears to be a need for new semiconductor technology
and new design techniques for LNA. Properties of AlGaN/GaN hetrostructure
makes the GaN HEMT particularly suitable for high frequency and high power
electronics [1]. In addition good noise properties have also been reported. The
lowest noise gure was reported by K. W.Kobayashi et al. [2] to be 0.2 dB
measured at -30C within frequency range of 2-8 GHz. In Table 1.1 published
works on GaN HEMT devices are listed. Compared to GaAs pHEMT, the wide
bandgap corresponding to high breakdown voltage, high electron mobility, and
good thermal conductivity of GaN, allow GaN HEMT to achieve comparable
bandwidth, similar noise, but operate at higher voltages with signicant im-
provements in terms of output power and linearity. A GaN HEMT LNA that
oers high degree of robustness and sustains high level of input power without
degradation would thus be very promising in RBS front-end design simply be-
cause it does not require input protection circuits. This will reduce the system
complexity, and ultimately, the cost.
GaN HEMT is an attractive choice as a new technology source for building
wide dynamic range microwave front-end components for RBS receivers. Apart
from a number of studies performed on the GaN HEMT technology for trans-
1Universal Mobile Telecommunications System(UMTS)is a third generation mobile cellular
technology for networks based on the GSM standard.
2UMTS-time-division duplexing (TDD) is a 3GPP standardized version of UMTS network.
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Table 1.1: Published GaN HEMT based designs for LNA and power amplier
.
Linearity Power
BW[GHz] Gain[dB] Noise Figure OIP3 Consumption
[dB] [dBm] [mW]
[3] 2-12 10 3.0 { 15
[4] 4-8 10.9 1.9 24 120
[5] 4-16 14.5 2.0 24 150
[6] 3-7 20 2.3 26 320
[7] 1.2-18 13.3 3.0 { 500
[8] 3-18 20 3 37.8 636
[9] 1-12 15 2.5 34.5 800
[10] 1-25 13 4.6 28.5 900
[11] 0.3-4 18 2 32 1000
[12] 3-16 20 4.0 { 2700
[13] 0.2-8 15 0.9 46.5 6000
[2] 2-8 13 0.35 43 6000
[14] 0.1-20 12.5 5.5 42.6 9000
[15] 1.7-2.3 15 2 49 16500
[16] 2.0 15 2.8 54 24192
[17] 0.5-3 15 2.0 43 {
GaAs 0.9 17 0.4 35 280
AV AGO
1
1.9 18 0.4 35 285
GaAs 0.7-1 18 0.49 34 224
SKYWORKS
2
1.7-2.0 17 0.61 34 224
1 MGA-633P8 and MGA-634P8 from AVAGO technologies.
2 SKY67101-396LF and SKY67100-396LF from SKYWORKS.
mitter design [3], relatively little is reported on design for the receiver. More
specically, for RBS receivers in telecommunication, it is yet not investigated in
detail what GaN HEMT LNA may oer compared with existing GaAs pHEMT
LNAs. At the bottom of Table 1.1 the typical electrical specications of today's
commercial solution based on GaAs pHEMT LNA are listed.
The objective of this work has been to study the key properties of GaN
HEMT LNA in terms of linearity and noise performance for RBS receiver front-
end designs. It is highly desirable to determine if GaN HEMT technology can
act as a suitable replacement for existing commercial platforms such as GaAs
pHEMT. For this matter dierent LNA technologies as well as topologies in
GaN HEMT have been fabricated and studied in both monolithic and hybrid
designs.
After a brief introduction, the design in a GaN HEMT MMIC process of a
highly linear single-stage 3 GHz common-source LNA is presented in chapter
2. Chapter 3 deals with hybrid design of a two-stage common-source LNA
and a single-stage cascode LNA. Both designs are based on commercial discrete
GaN HEMT transistor and use surface-mount lumped components. Finally, the
thesis is concluded in Chapter 4 including prospects for future work.
Chapter 2
Monolitic LNA
Implementation
In this chapter the implementation of highly linear LNA based on GaN HEMT
process is presented. The objective was to study the linearity of the LNA at
lower frequencies, around 3 GHz, in the rst place and noise in the second place.
Furthermore the accuracy of the extracted model in predicting the performance
of the LNA was also paid great attention. The ultimate goal was to implement
a two-stage common-source LNA in a MMIC process where each stage was
optimized independently with respect to noise and linearity.
2.1 GaN HEMT MMIC Process
The GaN HEMT MMIC process is based on a starting material of 25 nm
Al0:25Ga0:75N layer on top of a 2 m undoped GaN buer on semi-insulating
SiC bulk. The process has primarily been optimized towards X-band transceiver
designs and mainly for power applications [18]. The nal GaN HEMT typically
exhibits a power density of 5 W/mm at 10 GHz and 6 W/mm at 3 GHz. The
process includes two metal layers with air bridges, thin lm resistors and metal-
insulator-metal capacitors. Typical parameters are listed in Table 2.1.
Table 2.1: GaN HEMT electrical parameters in the MMIC process [18]
.
Parameter Value
Sheet carrier density 1013cm 2
Channel electron mobility 1200 cm2/Vs
Gate length 0.2 m
Gate width 4x75 m
Source-drain spacing 3.0 m
On-resistance 2.2 
 mm
IDSS(Vds = 5 V, Vgs = 0 V) 600-800 mA/mm
Vpinch off -4.0 V
Peak gm(750-1000 mA/mm) 250 mS/mm
fT /fmax (Vds = 10 - 20 V, 2x75 m) 23/52 GHz
3
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2.2 Model Extraction
S-parameters of the device were measured in the range of 0.1-50 GHz for dierent
bias conditions using 110 GHz power network analyzer (PNA) and an automatic
probe station. The small-signal model of GaN HEMT transistor was extracted
according to the method described in [19]- [20].
An ATN-NP5 noise parameter test setup was employed for measuring opti-
mum source reection coecient ( opt), minimum noise gure (Fmin) and equiv-
alent noise resistance (Rn) as a function of both frequency and bias. Based on
the measured data the noise behavior of the device was modeled and realized
with two shunt noise current sources between gate-source and drain-source ac-
cording to the procedure described in [21]. The equivalent small signal model is
shown in Fig. 2.1. The intrinsic parameters (bias dependent) have been placed
inside the box. In paper A, the measured and modeled S-parameters are plotted.
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Fig. 2.1: The small signal equivalent circuit
For large signal modeling the charge based capacitance modeling method de-
scribed in [22] was employed. Separate charge based expressions were derived to
t the bias dependent small-signal gate-source capacitance (Cgs), drain-source
capacitance (Cds), gate-drain capacitance (Cgd) and for charge conservation
transcapacitance Cdg. The agreement between measurements and modeled in
linear amplier region (class A) was specically addressed. The obtained ca-
pacitance models are shown in Fig. 2.2. For agreement between the large-signal
model and the measured S-parameters; see paper A. Apart from S22, the gener-
ated S-parameters by transistor model showed very good agreement with other
S-parameters in frequency range of 0.1-50 GHz for Vgs = -1.6V and Vds = 20V
at which the transistor was intended to operate.
2.3 Circuit Design
Common-source conguration forms the core of most LNA topologies. In gen-
eral the common-source stage with inductive degeneration has been widely used
in LNA design due to its superior noise performance. In this thesis, two topolo-
gies, single-stage and two-stage common-source LNA, has been designed and
fabricated.
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Fig. 2.2: Comparison between measured (symbols) and modeled (solid) capacitance
values: (a) Cgs vs. Vgs, (b) Cdg vs. Vgs, (c) Cgd vs. Vgd.
2.3.1 Single-stage common-source LNA
The single-stage common-source LNA was designed for maximum OIP3 while
maintaining an input matching for reasonable noise performance and gain. A
transistor with total gate width of 4x75 m and nominal gate length of 0.2
m built the core of the LNA. The die area was 1.82 x 1.37 mm2. The trace
length at the input was kept as short as possible to minimize its impact on noise
performance. Two transmission lines, each with a length of 10 m, connected
the source to the ground. According to the simulations each transmission line
gave an equivalent inductance of approximately 5 pH1. At 3 GHz the source
resistor, Rs, provided resistive source degeneration for simultaneous low noise
and impedance matching. A picture of the fabricated LNA and its corresponding
circuit schematic is shown in Fig. 2.3.
2.3.2 Measurements
The measured S-parameters of the LNA are shown in Fig. 2.4. The measured
3 dB bandwidth was 2.7-3.6 GHz. At 3 GHz, S21 was equal to 18 dB while
input return loss (S11) and output return loss (S22) were -15 dB and -3 dB,
respectively. From simulation an S22 in the same order as S11 was expected.
Further investigation revealed that a poor grounding of the shunt capacitor in
1The equivalent inductance of a via hole is about 35 pH.
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Fig. 2.3: 3 GHz GaN HEMT MMIC single-stage LNA, 1.82 x 1.37 mm2: (a) micro-
graph of the nalized MMIC (b) Circuit schematic of the LNA.
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Fig. 2.4: Measured S-parameters vs. model: (a) S21, (b) S11 and S22. Inset in (a)
shows S21 for frequency range of 0.1-10 GHz.
the drain bias network could be responsible for the degradation of S22.
For OIP3 measurement, two tones with 1 MHz spacing at 3 GHz were ap-
plied at the LNA input. Each tone had a power of 0 dBm. Fig. 2.5(a) shows the
obtained OIP3 with respect to Ids and Vds. The maximum measured value for
OIP3 was about 39 dBm with Ids = 105 mA and Vds = 20V (Vgs = -1.6V) corre-
sponding to a power consumption of 2.1 W. In the inset of g. 2.5(a) both Pout
and PIM3 are plotted to indicate the 3:1 slope relation between output power
of the fundamental frequency and the third order intermodulation products.
Further increasing of drain current (dc power) did not increase the OIP3 since
the transistor had reached its compression point (Fig. 2.5(a)). In fact increasing
the drain current would increase the noise gure (Fig. 2.5(b)). According to the
simulation the device could produce higher OIP3 with its output matched to 50

. Hence the degradation of S22 was obviously the reason higher OIP3 could not
be obtained. Furthermore two-tone measurement was carried out with constant
Vgs = -1.6V but variable Vds and input power in range of -10 to 0 dBm/tone
which with Vds = 20 V gave an average OIP3 = 39 dBm(Fig. 2.5(c)). P1dB was
measured to be equal to 27 dBm using a single CW tone at 3 GHz (Fig. 2.5(d)).
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Fig. 2.5: Measured LNA characteristics of the single-stage common-source GaN
HEMT MMIC LNA at 3 GHz: (a) OIP3 vs. Ids, (b) NF vs. Ids, (c) OIP3 vs. Pin, (d)
Pout vs. Pin. Inset in (a) shows the 3:1 output power relation between fundamental
and third order intermodulation frequency.
At 3 GHz, a NF of 2.9 dB was measured for Ids = 105 mA and Vds = 20V
(Vgs= -1.6V). The minimum measured noise gure, NFmin of 1.5 dB occurred at
3.9 GHz. Figures 2.5(a) and 2.5(b) reveal clearly the trade-o between OIP3
and NF. With Ids in the range of 100 mA to 130 mA (Vgs = -2V to -1.5V), a
reduction of Vds by 50% decreases the OIP3 by about 3 dB and NF by about 0.6
dB. See paper A for NF measurement within the frequency range of 2-5 GHz.
According to the measurement results in this study a single-stage GaN
HEMT MMIC LNA was able to deliver high transducer gain (18 dB) and OIP3
(39 dBm). It also indicated that for proper noise match and linearity single-
stage LNA design is not an optimum solution.
2.3.3 Two-stage common-source LNA
The previous single-stage common-source LNA showed the trade-o between
the high linearity and low noise performance. In order to take one step further
a two-stage common-source LNA is a promising solution for achieving both
high linearity and low noise performance at the same time where each stage is
independently optimized either with respect to noise or linearity.
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A two-stage common-source LNA was designed, simulated and fabricated
in the same GaN HEMT MMIC process as used for the single-stage common-
source LNA. The targeted bandwidth was 3 GHz. The gate of the rst stage was
biased at approximately -3.5V close to pinch-o voltage (-4V) for minimal NF
match while the second stage was biased close to class A (-3V). Consequently
a NF of 1.2 dB could simulated for two-stage LNA with Vds = 12V and total
drain current of Ids = 170 mA. The simulated NF was about 1.7 dB less than
measured value for single-stage LNA. Obviously this was due to the fact that
the rst stage was indeed designed for optimum noise performance. According
to the simulations the two-stage LNA gave a S21=17.5 dB, S11=- 6 dB and
S22=-8 dB. Two tones simulation gave an OIP3 of 41 dBm. See Fig. 2.6.
Unfortunately the fabricated LNA did not function properly. Since other
amplier circuits in the processed GaN HEMT MMIC batch were successful,
this two-stage LNA may had some design aw. An extensive investigation could
not be pursued within the framework of this thesis thus it is still unclear if the
circuit failure was related to design or process.
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Fig. 2.6: (a) Simulated S-parameters and (b) noise gure for two-stage common-
source LNA.
2.4 Conclusion
A single-stage common source LNA had been designed on GaN HEMT for op-
erational frequency of 3 GHz. The fabricated LNA exhibited high gain of 18 dB
and OIP3 equal to 39 dBm, at a power consumption of 2.1 W. Compared to ex-
isting GaAs pHEMT technology the fabricated LNA exhibited higher OIP3 but
at the cost of higher dc power consumption. A NFmin of 1.5 dB was measured.
In other words, the single-stage fabricated GaN HEMT LNA exhibited a signif-
icantly higher NFmin than the existing GaAs pHEMT technology (= 0.4 dB).
The single-stage solution is therefore not the optimum solution for achieving
both high linearity and low noise performance without sacricing gain. Con-
sequently more complex topologies are required which oers more exibility in
terms of linearity and noise gure.
Chapter 3
Hybrid LNA
Implementation
The exibility that hybrid design oers is one of its major advantages over
MMIC design. It has also considerably shorter design cycle. For these reasons
the implementation of two LNA topologies with discrete transistors has been
carried out. In general a single-stage common-source LNA can not provide
sucient high gain which is essential for overall noise performance. One solution
is the use of multiple stages for achieving the required gain performance. Also
the rst stage is designed for noise while the second stage is optimized for gain.
The draw back is increased power consumption, size, higher noise gure and
cost. Two-stage LNA in cascade and cascode conguration had been selected
for further investigation. The objective was to obtain high linearity and low
noise simultaneously with reasonable power consumption in hybrid design. Both
LNAs were fabricated using a commercial GaN HEMT.
3.1 GaN HEMT
Two commercial TriQuint TGF2023-01, 6 watt packaged power GaN HEMT
transistors were at the core of both LNAs. This GaN HEMT is primarily in-
tended for power amplier applications. It is chosen because of its relatively
high gain and small gate periphery compared to other devices available on the
open market.
3.2 Model Extraction
The procedure described in chapter 2 had been followed for extraction of the
equivalent transistor model. In order to place the reference plane of the mea-
sured data at the transistor, a dedicated calibration kit was designed and man-
ufactured on the same substrate. The bias points were selected to cover both
linear amplier (class A) while keeping the dc power consumption below 2 W.
The extracted value for drain-source resistor, Rds, was 1.7 k
. Output return
loss of the model was improved by setting Rds equal to 5.5 k
.
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(a) (b)
(c) (d)
Fig. 3.1: Measured S-parameters (dashed) vs. model (solid), 0.5-12 GHz, Vgs= -3.1V,
Vds = 10V: (a) S11, (b) S12, (c) S21, (d) S22.
Noise parameters of the device were also measured using an ATN-NP5 noise
parameter test setup. The noise model was included in the small-signal model
according to the procedure described in [21].
Figure 3.1 plots the agreement between the modeled and the measured S-
parameters for Vgs= -3.1V and Vds = 10V in the frequency range of 0.5-12
GHz. The accuracy of the model was evaluated by the normalized error between
measured and modeled S-parameters according to Eq. (3.1) [23]. This is shown
in Fig. 3.2 for -4.0 6 Vgs 6 -2.1 V and 1 6 Vds 6 32 V within frequency
range of 0.5-12 GHz. It clearly shows a good agreement between modeled and
measured S-parameters, particularly for -3.5 6 Vgs 6 -2.5 V and 5 6 Vds 6 15
V. For gate voltages close to pinch-o the error is signicantly larger since the
transistor is not able to produce enough gain. See also paper B for extraction
of bias-dependent small-signal capacitances Cgs, Cgd, Cds and Cdg.
 =
1
4N
2X
j=1
2X
i=1
1
max
Smeasij 2
NX
k=1
Smeasij (k)  Smodelij (k)2 (3.1)
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Fig. 3.2: Normalized error between measured and modeled S-parameters.
(a) (b)
Fig. 3.3: Mounting of the transistor: (a) grounded source (b) common-gate.
3.3 Circuit Design
Pad capacitances and lead inductances from the package may limit the ultimate
performance that can be achieved by the help of the external circuitry. Using
a transistor without any package (bare-die) where the transistor chip is wire-
bonded directly to the printed boards (PCB) will help to reduce the extrinsic
parasitic. The substrate is Rogers Duroid 5870 with 381 m substrate thickness
and 35 m copper. The PCB lines are gold plated using 3-4 m of soft gold to
facilitate bonding directly to the transistor chip. The bond wires were of gold
and had a diameter of 1 mil. At least three bond wires were used to connect
the transistor to the PCB. The bond wires give approximately an equivalent
inductance in range of 0.1-0.15 nH that was de-embedded during the model
extraction of the transistor. See Fig. 3.3 which shows the mounting of the GaN
HEMT in the hybrid designs.
The design used also surface-mount lumped components. Sources of the two
transistors were mounted on PCB using silver epoxy while gates and drains
were wire bonded to the transmission lines. Silicon-based heat sink compound
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L1= 1nH
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(a) (b)
Fig. 3.4: (a) Circuit schematic of the two-stage LNA, (b) Two-stage common-source
LNA (46 x 30 mm2).
material was placed in between PCB and aluminium xture and under each
transistor for adequate heat transport. In order to move the reference plane of
the measured data to the transistor, a dedicated calibration kit was designed and
manufactured on the same substrate. An equivalent circuit model was however
used for the inductors in which self-resonance behavior was included. Ideal
component models were used for capacitors and resistors in the simulations.
3.3.1 Two-stage LNA
The circuit consisted of two common-source stages. Both stages had inductive
source degradation for simultaneous low noise and impedance matching (L1
and L2 in Fig. 3.4(a)). In the schematic the LBW represents the bondwire
inductance. A picture of the fabricated LNA is shown in Fig. 3.4(b). The
general design strategy was on optimizing the rst stage for minimum NF and
the second stage for maximum OIP3. As a rst step the proper bias point had
to be chosen to achieve a minimum NF while still maintaining high transducer
gain. The gate and drain voltages of the rst stage were selected Vgs1 = -3.3V
and Vds1 = 5V (Ids1 = 33 mA) to maintain low power consumption. With
this bias point, a two-tone simulation was carried out using large signal model.
It revealed that a load impedance of 50 
 was appropriate, considering power
consumption, to maximize the OIP3 of the single-stage design. The second
stage was biased at higher drain voltage and current close to class A operation
to maximize the linearity. The bias point for the second stage was selected to
Vgs2 = -3V and Vds2 = 8-10V (Ids2 = 97-110 mA). The inter-stage network,
Lint and two DC block capacitors were designed to convert the input of the
second stage to the required load impedance of the rst stage. The amplier
was unconditionally stabilized (1-12 GHz) with 10 
 series resistors on the drain
lines.
3.3.2 Measurements
The measured and simulated S-parameters of the LNA are shown in Fig. 3.5.
The measured small-signal gain was 31 dB at 1 GHz, 18 dB at 2 GHz and 11 dB
at 3 GHz. Figure 3.5(a) shows S21 with respect to 3dB bandwidth. Input and
output reection coecients are less than -12 dB at all frequencies. A minimum
3.3. Circuit Design 13
0.90 0.95 1.00 1.05 1.10
0
5
10
15
20
25
30
35
40
S
21
 [d
B
]
f/f0
 1 GHz
 2 GHz
 3 GHz
(a)
1.0 1.5 2.0 2.5 3.0
-30
-25
-20
-15
-10
-5
0
S
11
 [d
B
]
freq [GHz]
 S11(sim)
 S11(meas)
 S22(sim)
 S22(meas)
S11
S22
-30
-20
-10
0
 S
22
 [d
B
]
(b)
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Fig. 3.6: Measured two-stage LNA characteristics, Vgs1 = -3.3V, Vds1 = 5V, Vgs2 =
-3V, Vds2 =10V: (a) NF vs. frequency, (b) OIP3 vs. Vgs and Vds, (c) Pout and Gain
vs. Pin, (d) NF and OIP3 vs. Pdc. Inset in (b) shows the 3:1 output power relation
between fundamental and third order intermodulation frequency.
noise gure of 0.5 dB was measured within 1-3 GHz for Vgs1 = -3.3V, Vds1 = 5V
(Ids1 = 33 mA), Vgs2 = -3V and Vds2 = 10V (Ids2 = 110 mA). Fig. 3.6(a) shows
the simulated and measured NF of the amplier. Noise model predicted higher
NF than measured but most importantly the noise model was able to trace the
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noise characteristics of the LNA. Large signal behavior of the LNA was measured
for the same bias point chosen for minimum NF. As far as for the two-tone
measurement, the input signals were combined by a resistive combiner. OIP3
was measured with a low input power of -20 dBm per tone but the power levels
were swept to assure the 3:1 slope of the intermodulation products. Fig. 3.6(b)
shows the measured OIP3 for various gate and drain voltages of second stage.
The inset in Fig. 3.6(b) shows output power at fundamental and IM3 frequency
vs. input power. The maximum OIP3 of 42 dBm was for Vgs2 = -3V, Vds2 =
10V (Ids2 = 110 mA) with a total Pdc of 1.2 W. Further increase in the dc power
could improve the linearity of the amplier but at the expense of degradation in
noise performance. Fig. 3.6(c) shows the measured P1dB and gain for same bias
at 1 GHz. The measured P1dB was equal to 29 dBm. The trade-o between
NF, OIP3 and power consumption is presented in Fig. 3.6(d). As indicated
increasing the dc power consumption of the LNA beyond the measured bias
points would improve OIP3 but at the cost of increased power consumption and
degraded noise performance.
3.3.3 Single-stage cascode LNA
The cascode conguration shows some advantages against the single transistor
case. The most noticeable is the suppression of the Miller eect caused by gate-
to-drain capacitance of rst stage. The Miller reduction improves signal gain
and noise performance. In general cascode conguration oers better circuit
stability and isolation between input and output. Drawbacks with respect to
the simple common-source amplier is slightly higher noise gure [24].
The circuit consisted of a single cascode stage. The common-source stage
of the cascode was provided with inductive source degradation for simultaneous
low-noise and impedance matching (L1 in Fig. 3.7(a)). The source of the tran-
sistor is connected to the bottom of the chip by two via holes. As indicated in
Fig. 3.3 the transistor was mounted directly on the transmission line. Due to
layout consideration the second transistor was turned 90 with respect to the
rst transistor to give easier access to its gate-pads. From stability point of view
proper ac ground was introduced to the gate of the second stage in form of two
shunt capacitors, C1 and C2 in Fig. 3.7(a). In order to prevent oscillation at
lower frequencies 15 F capacitors were included in all three dc-feed paths. The
gate voltages were selected to Vgs1 = -3.1V and Vgs2 = -2.7V with a common
drain voltage of Vds = 12V (Ids = 21 mA) to obtain both minimum NF and
maximum OIP3. The amplier is unconditionally stabilized (1-12 GHz) with
10 
 series resistor on the drain line and 1.5 k
 at the gate. A picture of the
fabricated LNA is shown in Fig. 3.7(b).
3.3.4 Measurements
Same measurement steps as for common-source LNA had been applied for mea-
suring the common-source common-gate cascode LNA. The measured and sim-
ulated S-parameters of the LNA are shown in Fig. 3.8 for Vgs1 = -3.1V, Vgs2 =
-2.7V, Vds =12V. The measured small-signal gain is 16 dB at 1.5 GHz. Input
and output return losses are less than -7 dB at all frequencies. A minimum NF
of 0.65 dB was measured within 1-3 GHz for the same bias. Figure 3.9(a) shows
the measured noise gure of the amplier.
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Fig. 3.7: (a) Circuit schematic (b) Single-stage cascode LNA (30 x 26 mm2).
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In Fig. 3.9(b) the measured OIP3 for various gate voltages of rst stage
and drain voltage is illustrated. The inset in Fig. 3.9(b) shows output power
at fundamental and IM3 frequency vs. input power. The maximum OIP3 of 37
dBm for Vgs1 = -3.1V, Vgs2 = -2.7V, Vds = 12V (Ids = 21 mA) with a total dc
power consumption of 250 mW was measured.
Interestingly further increase of the dc power consumption (up to 500 mW)
did not signicantly improve the linearity of the amplier. See Fig .3.9(d). It is
worth mentioning that for the two-stage common-source LNA the same amount
of OIP3 obtained but with higher dc power consumption of 450 mW. Compared
to GaAs pHEMT technology the cascode LNA produced higher OIP3 at lower
dc power consumption. Finally in Fig. 3.9(b) the measured P1dB and gain for
same bias at 1.5 GHz is presented. The measured P1dB is equal to 15 dBm.
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Fig. 3.9: Measured single-stage LNA characteristics, Vgs1 = -3.1V, Vgs2 = -2.7V,
Vds =12V:(a) NF vs. frequency, (b) OIP3 vs. Vgs and Vds, (c) Pout and Gain vs. Pin,
(d) NF and OIP3 vs. Pdc. Inset in (b) shows the 3:1 output power relation between
fundamental and third order intermodulation frequency.
3.4 Conclusion
For two-stage common-source LNA a maximum small signal gain of 31 dB was
measured with an OIP3 of 411 dBm at a power consumption of 1.2 W. The
LNA exhibited low noise gure of 0.5 dB across the frequency band of interest.
Considering the high linearity, low noise gure and the power consumption this
amplier showed state-of-the-art performance for GaN LNAs. Furthermore the
linearity could be increased, at the cost of increased power consumption, with
negligible degradation of noise performance. The GaN HEMT clearly justied
its potential as a promising replacement for existing platform for RBS receiver
front-end components.
The two-stage cascode LNA exhibited a maximum small signal gain of 15 dB
with an OIP3 of 37 dBm at a power consumption of 0.25 W. It exhibited similar
OIP3 as the cascade LNA but with 50% lower de power consumption. The cas-
code LNA gave a NF of 0.65 dB. This LNA could also out-perform commercial
GaAs pHMET technology in terms of linearity and dc power consumption.
Chapter 4
Conclusions and Future
Work
This thesis has demonstrated linearity and noise performance of GaN HEMT
based LNA by studying three dierent LNAs topologies in both hybrid and
MMIC technology.
Transistor modeling and design of single-stage common-source MMIC LNA
was presented in the rst part by which the trade-o between linearity and noise
was discussed.
In the second part two discrete LNAs were fabricated using commercial tran-
sistors together with surface mounted lump components. A two-stage common-
source cascade LNA showed outstanding state-of-art performance in terms of
linearity and noise. The LNA produced an OIP3 of 42 dBm at a dc power level
of 1.2 W and with 0.5 dB NF. Its performance was fully inline with commercial
GaAs pHEMT LNA for RBS receiver. The LNA design also clearly showed the
potential of GaN HEMT based components in robust and linear receiver front-
ends. Furthermore a single-stage, cascode, LNA was fabricated. Compared to
the common-source cascade GaN HEMT LNA and a commercial GaAs pHEMT
LNA the same amount of OIP3 could be obtained by considerably lower level
of dc power.
In Table 4.1, a comparison has been made between the results in this thesis
and other published reports. The gure of merit has been dened as the ratio of
OIP3/Pdc. It clearly shows the outstanding performance of the presented hybrid
solutions. It justies that GaN HEMT based LNAs are potential replacement
for existing RBS receiver platforms such as GaAs pHEMT.
Further studies of GaN HEMT LNAs are required in order to be able to com-
pete with mature RBS receiver technologies such as GaAs pHEMT components.
Additional design designs are needed for 3GPP's (3rd generation partnership
project) lower frequency bands, such as band 5 (850 MHz) and band 6 (800
MHz). In addition not only linearity and noise performance but also broadband
topologies must be investigated. In order to take a step closer towards a com-
mercial product the study of integrated solutions shall be put on the agenda.
In this thesis mainly the circuit design (topology) has been focused on but as
far as for the HEMT itself the eect of its electrical properties along with the
process shall also be investigated for optimum linearity and noise. This calls for
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Table 4.1: Comparison with Other Published Works
.
Freq.[GHz] NF[dB] OIP3[dBm] Pdc[W] OIP3/Pdc
[16] 2-5 1.5 32 1.0 1.6
[5] 4-16 1.5 24 0.15 1.7
[2] 2-8 0.35 43 6.0 3.3
[9] 1-12 1.3 34.5 0.8 3.5
[15] 1.7-2.3 2 49 16.5 4.8
[13] 0.2-8 0.9 45 6.0 5.3
[16] 0.5-2.5 2 54 24 10
GaAs AVAGO MGA-633P8 0.9 0.4 35 0.28 11
GaAs AVAGO MGA-634P8 1.9 0.4 35 0.28 11
GaAs SKYWORKS SKY67101 0.7-1 0.49 34 0.22 11
GaAs SKYWORKS SKY67100 1.7-2.0 0.61 34 0.22 11
3 GHz MMIC LNA, Paper A 3 1.5 39 2.1 3.8
Two-stage LNA, Paper B 1-3 0.5 35 0.29 11
1-3 0.5 42 1.2 13
Single-stage cascode LNA, Paper C 1.5 0.6 37 0.24 21
the need of noise-optimized GaN HEMT MMIC processes in the future.
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